Abhishek Bhattacharjee

A. Bartlett Giamatti Professor of Computer Science

Yale University


abhishek at cs.yale.edu

I work on making computer systems more efficient—both by increasing execution speed and by improving programmer productivity—to better support advanced AI and neurotechnologies. While my core expertise is in computer architecture, I also design operating systems, compilers, and chips to achieve these goals.

My group highlighted the growing overhead of memory address translation and developed optimizations that are now widely adopted. Companies and open-source projects including AMD, NVIDIA, RISC-V, Meta, and Linux have integrated our ideas on coalesced TLBs and translation contiguity into billions of microprocessors and operating systems. This work is detailed in my book on virtual memory and in the appendix of the classic quantitative computer architecture textbook.

We also build full computer systems for brain-computer interfaces, aiming to transform neurological treatments and advance understanding of brain function. Through our HALO and SCALO systems, we are taping out low-power, flexible chips for brain interfaces. See my ASPLOS ’23 keynote for more, and look out for our upcoming CCC visioning workshop report on brain interfaces.

I was honored with the 2023 ACM SIGARCH Maurice Wilkes Award “for contributions to memory address translation used in widely available commercial microprocessors and operating systems.” My research has earned six Top Picks, two honorable mentions, a Best Paper at ISCA ’23, a Distinguished Paper at ASPLOS ’23, and a visiting CV Starr Fellowship at Princeton Neuroscience. On the teaching front, I received Yale College’s 2025 Dylan Hixon ‘88 Prize for excellence in instruction across the natural sciences, and Yale Engineering’s 2022 Ackerman Award for instruction and mentoring.

teaching & research

    Selected Talks

  • Link
    Catalyzing Computing for Brain-Computer Interfaces
    UC Berkeley EECS, May'25
    Utah Computer Science & Blackrock Neurotech, March '25
    Yale Center for Brain and Mind Health, Feb'25
    Synchron Distinguished Colloquium, Aug'24
    Princeton Precision Health Institute, June'24
    Northwestern Computer Science Distinguished Lecture Series, Nov'23
    Cornell Computer Systems Lab, Oct'23
  • Link
    Direct Mind-Machine Teaming
    ASPLOS'23 keynote
  • Link
    Machines that Help Heal the Brain
    Yale for Humanity Campaign, Nov'23
  • Link
    HALO: A Flexible and Low Power Processing Fabric for Brain-Computer Interfaces, Hot Chips'22
    Our HALO chip tape-out is detailed in the session on academic projects
  • Link
    Fast Address Translation in the Era of Big-Memory Servers
    AMD Research & Advanced Development, July'24
  • Link
    Efficient Data Tiering for Heterogeneous Memory Systems
    Meta AI and Systems Co-Design Summit, Oct'23
    • Selected Publications

  • PDF
    Fiduciary AI for the Future of Brain-Technology Interactions
    Embedding fiduciary duties-loyalty, care, and confidentiality-directly into BCI-integrated brain foundation models
  • PDF
    Scalable Far Memory: Balancing Faults and Evictions, SOSP'25
    Optimizations to improve scaling of data movement to far memory
  • PDF
    Dataflow-Specific Algorithms for Resource-Constrained Scheduling and Memory Design, SPAA'25
    Weighted red-blue pebble games for memory design in power-constrained implantable BCIs
  • PDF
    Foresee: A Modular and Open Framework to Explore Integrated Processing on Brain-Computer Interfaces, EMBC'25
    A design space exploration tool for BCI computer systems
  • PDF
    Single Address Space FaaS with Jord, ISCA'25
    An exposition of Function-as-a-Service assist with single address space virtual memory
  • PDF
    PULSE: Accelerating Distributed Pointer Traversals on Disaggregated Memory, ASPLOS'25
    Pointer chasing acceleration for disaggregated memory
  • PDF
    Understanding Address Translation Scaling Behaviors Using Performance Counters, IISWC'24
    An exploration of address translation behavior as a function of application memory footprint
  • PDF
    Characterizing Emerging Page Replacement Policies for Memory-Intensive Applications, IISWC'24
    An exploration of Linux's Multi-Generational LRU replacement policy
  • PDF
    CryptoMMU: Enabling Scalable and Secure Access Control of Third-Party Accelerators, MICRO'23
    Best Paper Award Nominee
    Sandboxing accelerators using cryptographic approaches
  • PDF
    Prefetching Using Principles of Hippocampal-Neocortical Interaction, HotOS'23
    Using principles of cognition to build leaner learned memory page prefetchers
  • PDF
    SCALO: An Accelerator-Rich Distributed System for Scalable Brain-Computer Interfacing, ISCA'23
    Best Paper Award
    Selected for inclusion in IEEE Micro's Top Picks in Computer Architecture
    A distributed system of HALO chips in multiple brain implants
  • PDF
    Imprecise Store Exceptions, ISCA'23
    On the implications of deeper memory hierarchies for precise exceptions
  • PDF
    Mosaic Pages: Big TLB Reach with Small Pages, ASPLOS'23
    Distinguished Paper Award
    Selected for inclusion in IEEE Micro's Top Picks in Computer Architecture
    A theoretically-backed approach to virtual memory and memory translation
  • PDF
    Distill: Domain-Specific Compilation for Cognitive Models, CGO'22
    Compiler tools for large-scale computational modeling of cognitive control in the human brain
  • PDF
    MIND: In-Network Memory Management for Disaggregated Data Centers, SOSP'21
    Pushing virtual memory functionality into programmable network switches for memory disaggregation
  • PDF
    Rebooting Virtual Memory with Midgard, ISCA'21
    A study of the benefits of making hardware aware of the concept of virtual memory areas
  • PDF
    Hardware-Software Co-Design for Brain-Computer Interfaces, ISCA'20
    IEEE Micro's Top Picks in Computer Architecture
    Selected as part of the ISCA-50 retrospective program
    Check out a layout diagram of our HALO chips as well as their close-up and batch snaps
  • PDF
    Translation Ranger: Operating System Support for Contiguity-Aware TLBs, ISCA'19
    Check out our kernel here
    Check out the status of our Linux patchset
  • PDF
    Generic System Calls for GPUs, ISCA'18
    Honorable mention, IEEE Micro's Top Picks in Computer Architecture
    Released under the Radeon Open Compute project for ultrascale computing
  • PDF
    Translation-Triggered Prefetching, ASPLOS'17
    IEEE Micro's Top Picks in Computer Architecture
    Best paper award nominee
  • PDF
    COATCheck: Verifying Memory Ordering at the Hardware-OS Interface, ASPLOS'16
    IEEE Micro's Top Picks in Computer Architecture
    Our COATCheck tool is available here
  • PDF
    Architectural Support for Address Translation on GPUs, ASPLOS'14
    IEEE Micro's Top Picks in Computer Architecture
  • PDF
    COLT: Coalesced Large-Reach TLBs, MICRO'12
    Integrated in AMD chips, beginning with the Zen architecture
    • Textbooks

  • Link
    Architectural and Operating System Support for Virtual Memory
    Synthesis lecture monograph on introductory and more advanced virtual memory concepts
  • PDF
    Advanced Concepts on Address Translation

    Appendix L in "Computer Architecture: A Quantitative Approach" by Hennessy and Patterson

    • Teaching

  • Link
    Introduction to Systems Programming & Computer Organization (CPSC 323)
    Spring'20, Spring'21, Spring'22, Fall'22
  • Link
    Computer Architecture (CPSC 420/520, EENG 420, ENAS 820)
    Spring'23, Spring'24, Spring'25